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GENERAL DESCRIPTION
The AD6672 is an 11-bit intermediate receiver with sampling speeds of up to 250 MSPS. The AD6672 is designed to support communications applications, where low cost, small size, wide bandwidth, and versatility are desired.
The ADC core features a multistage, differential pipelined architecture with integrated output error correction logic. The ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. A duty cycle stabilizer is provided to compensate for variations in the ADC clock duty cycle, allowing the converters to maintain excellent performance.
The ADC core output is connected internally to a noise shaping requantizer (NSR) block. The device supports two output modes that are selectable via the serial port interface (SPI). With the NSR feature enabled, the outputs of the ADCs are processed such that the AD6672 supports enhanced SNR performance within a limited region of the Nyquist bandwidth while maintaining an 11-bit output resolution. The NSR block is programmed to provide a bandwidth of up to 33% of the sample clock. For example, with a sample clock rate of 250 MSPS, the AD6672 can achieve up to 73.6 dBFS SNR for an 82 MHz bandwidth at 185 MHz fIN.
With the NSR block disabled, the ADC data is provided directly to the output with an output resolution of 11 bits. The AD6672 can achieve up to 66.6 dBFS SNR for the entire Nyquist bandwidth when operated in this mode.
When the NSR block is disabled, the ADC data is provided directly to the output at a resolution of 11 bits. This allows the AD6672 to be used in telecommunication applications, such as a digital predistortion observation path, where wider bandwidths are required.
After digital signal processing, multiplexed output data is routed into one 11-bit output port such that the maximum data rate is 500 Mbps (DDR). This output is LVDS and supports ANSI-644 levels.
The AD6672 receiver digitizes a wide spectrum of IF frequencies. This IF sampling architecture greatly reduces component cost and complexity compared with traditional analog techniques or less integrated digital methods.
Flexible power-down options allow significant power savings. Programming for device setup and control is accomplished using a 3-wire, SPI-compatible serial interface with numerous modes to support board level system testing.
The AD6672 is available in a 32-lead, RoHS-compliant LFCSP and is specified over the industrial temperature range of −40°C to +85°C. This product is protected by a U.S. patent.
PRODUCT HIGHLIGHTS
1. Integrated 11-bit, 250 MSPS ADC with a noise shaping requantizer option. 2. Operation from a single 1.8 V supply and a separate digital output driver supply accommodating LVDS outputs. 3. On-chip 1-to-8 integer clock divider function to support a wide range of clocking. 4. Noise shaping requantizer function allows attaining improved SNR within a reduced frequency band. With NSR enabled, the AD6672 supports up to 82 MHz at 250 MSPS. 5. Standard serial port interface (SPI) that supports various product features and functions, such as data formatting (offset binary, twos complement, or gray coding), enabling the clock DCS, power-down, test modes, and voltage reference mode.
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SPECIFICATIONS
ADC DC SPECIFICATIONS AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.75 V p-p full-scale input range, DCS enabled, unless otherwise noted. Figure 18 for the equivalent analog input structure. 3 Standby power is measured with a dc input, the CLK pin inactive (set to AVDD or AGND).
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ADC AC SPECIFICATIONS AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.75 V p-p full-scale input range, unless otherwise noted. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
THERMAL CHARACTERISTICS
The exposed paddle must be soldered to the ground plane for the LFCSP package. Soldering the exposed paddle to the customer board increases the reliability of the solder joints, maximizing the thermal capability of the package. Typical θJA is specified for a 4-layer PCB with a solid ground plane. As shown in Table 7 , airflow increases heat dissipation, which reduces θJA. In addition, metal in direct contact with the package leads from metal traces-through holes, ground, and power planes-reduces the θJA. 
ESD CAUTION
THEORY OF OPERATION
The AD6672 can sample any fS/2 frequency segment from dc to 250 MHz using appropriate low-pass or band-pass filtering at the ADC inputs with little loss in ADC performance.
Programming and control of the AD6672 are accomplished using a 3-pin, SPI-compatible serial interface.
ADC ARCHITECTURE
The AD6672 architecture consists of a front-end sample-andhold circuit, followed by a pipelined switched-capacitor ADC. The quantized outputs from each stage are combined into a final 11-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate on a new input sample and the remaining stages to operate on the preceding samples. Sampling occurs on the rising edge of the clock.
Each stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched-capacitor digitalto-analog converter (DAC) and an interstage residue amplifier (MDAC). The MDAC magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each stage to facilitate digital correction of flash errors. The last stage simply consists of a flash ADC.
The input stage of the AD6672 contains a differential sampling circuit that can be ac-or dc-coupled in differential or singleended modes. The output staging block aligns the data, corrects errors, and passes the data to the output buffers. The output buffers are powered from a separate supply, allowing digital output noise to be separated from the analog core. During power-down, the output buffers go into a high impedance state.
The AD6672 features a noise shaping requantizer (NSR) to allow higher than 11-bit SNR to be maintained in a subset of the Nyquist band.
ANALOG INPUT CONSIDERATIONS
The analog input to the AD6672 is a differential switchedcapacitor circuit that has been designed to attain optimum performance when processing a differential input signal.
The clock signal alternatively switches the input between sample mode and hold mode (see the configuration shown in Figure 24 ). When the input is switched into sample mode, the signal source must be capable of charging the sampling capacitors and settling within 1/2 clock cycle.
A small resistor in series with each input can help reduce the peak transient current required from the output stage of the driving source. A shunt capacitor can be placed across the inputs to provide dynamic charging currents. This passive network creates a low-pass filter at the ADC input; therefore, the precise values are dependent on the application. For best dynamic performance, match the source impedances driving VIN+ and VIN− and differentially balance the inputs.
Input Common Mode
The analog inputs of the AD6672 are not internally dc biased. In ac-coupled applications, the user must provide this bias externally. Setting the device so that VCM = 0.5 × AVDD (or 0.9 V) is recommended for optimum performance. An onboard common-mode voltage reference is included in the design and is available from the VCM pin. Using the VCM output to set the input common mode is recommended. Optimum performance is achieved when the common-mode voltage of the analog input is set by the VCM pin voltage (typically 0.5 × AVDD). The VCM pin must be decoupled to ground by a 0.1 µF capacitor, as described in the Applications Information section. Place this decoupling capacitor close to the pin to minimize the series resistance and inductance between the part and this capacitor.
Rev. A | Page 17 of 32
Differential Input Configurations
Optimum performance can be achieved when driving the AD6672 in a differential input configuration. For baseband applications, the AD8138, ADA4937-1, and ADA4930-1 differential drivers provide excellent performance and a flexible interface to the ADC.
The output common-mode voltage of the ADA4930-1 is easily set with the VCM pin of the AD6672 (see Figure 25) , and the driver can be configured in a Sallen-Key filter topology to provide band-limiting of the input signal. For baseband applications where SNR is a key parameter, differential transformer coupling is the recommended input configuration. An example is shown in Figure 26 . To bias the analog input, connect the VCM voltage to the center tap of the secondary winding of the transformer. The signal characteristics must be considered when selecting a transformer. Most RF transformers saturate at frequencies below a few megahertz. Excessive signal power can also cause core saturation, which leads to distortion.
At input frequencies in the second Nyquist zone and above, the noise performance of most amplifiers is not adequate to achieve the true SNR performance of the AD6672. For applications where SNR is a key parameter, differential double balun coupling is the recommended input configuration (see Figure 28) . In this configuration, the input is ac-coupled and the VCM voltage is provided to the input through a 33 Ω resistor. This resistor compensates for losses in the input baluns to provide a 50 Ω impedance to the driver.
In the double balun and transformer configurations, the value of the input capacitors and resistors is dependent on the input frequency and source impedance. Based on these parameters, the value of the input resistors and capacitors may need to be adjusted or some components may need to be removed. Table 9 displays recommended values to set the RC network for different input frequency ranges. However, these values are dependent on the input signal and bandwidth and should be used only as a starting guide. Note that the values given in Table 9 are for each R1, R2, C2, and R3 component shown in Figure 26 and Figure 28 . An alternative to using a transformer-coupled input at frequencies in the second Nyquist zone is to use an amplifier with variable gain. The AD8375 digital variable gain amplifier (DVGA) provides good performance for driving the AD6672. Figure 27 shows an example of the AD8375 driving the AD6672 through a band-pass antialiasing filter. 
CLOCK INPUT CONSIDERATIONS
For optimum performance, the AD6672 sample clock inputs, CLK+ and CLK−, should be clocked with a differential signal. The signal is typically ac-coupled into the CLK+ and CLK− pins via a transformer or via capacitors. These pins are biased internally (see Figure 29 ) and require no external bias. If the inputs are floated, the CLK− pin is pulled low to prevent spurious clocking. 
Clock Input Options
The AD6672 has a very flexible clock input structure. Clock input can be a CMOS, LVDS, LVPECL, or sine wave signal. Regardless of the type of signal being used, clock source jitter is of the most concern, as described in the Jitter Considerations section. Figure 30 and Figure 31 show two preferable methods for clocking the AD6672 (at clock rates of up to 625 MHz). A low jitter clock source is converted from a single-ended signal to a differential signal using an RF balun or RF transformer.
The RF balun configuration is recommended for clock frequencies between 125 MHz and 625 MHz, and the RF transformer is recommended for clock frequencies from 10 MHz to 250 MHz. The back-to-back Schottky diodes across the secondary winding of the transformer limit clock excursions into the AD6672 to approximately 0.8 V p-p differential. This limit helps prevent the large voltage swings of the clock from feeding through to other portions of the AD6672 while preserving the fast rise and fall times of the signal, which are critical for low jitter performance. If a low jitter clock source is not available, another option is to ac-couple a differential PECL signal to the sample clock input pins as shown in Figure 32 . The AD9510, AD9511, AD9512, AD9513, AD9514, AD9515, AD9516, AD9517, AD9518, AD9520, AD9522, AD9523, AD9524, and ADCLK905/ADCLK907/ ADCLK925 clock drivers offer excellent jitter performance. A third option is to ac-couple a differential LVDS signal to the sample clock input pins, as shown in Figure 33 . The AD9510, AD9511, AD9512, AD9513, AD9514, AD9515, AD9516, AD9517, AD9518, AD9520, AD9522, AD9523, and AD9524 clock drivers offer excellent jitter performance. 
Input Clock Divider
The AD6672 contains an input clock divider with the ability to divide the input clock by integer values between 1 and 8. For divide ratios other than 1, the duty cycle stabilizer (DCS) is enabled by default on power-up.
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Clock Duty Cycle
Typical high speed ADCs use both clock edges to generate a variety of internal timing signals and, as a result, may be sensitive to clock duty cycle. Commonly, a ±5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics.
The AD6672 contains a DCS that retimes the nonsampling (falling) edge, providing an internal clock signal with a nominal 50% duty cycle. This allows the user to provide a wide range of clock input duty cycles without affecting the performance of the AD6672.
Jitter on the rising edge of the input clock is still of paramount concern and is not reduced by the duty cycle stabilizer. The duty cycle control loop does not function for clock rates less than 40 MHz nominally. The loop has a time constant associated with it that must be considered when the clock rate may change dynamically. A wait time of 1.5 µs to 5 µs is required after a dynamic clock frequency increase or decrease before the DCS loop is relocked to the input signal. During the time that the loop is not locked, the DCS loop is bypassed, and internal device timing is dependent on the duty cycle of the input clock signal. In such applications, it may be appropriate to disable the duty cycle stabilizer. In all other applications, enabling the DCS circuit is recommended to maximize ac performance.
Jitter Considerations
High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR at a given input frequency (fIN) due to jitter (tJ) can be calculated by
In the equation, the rms aperture jitter represents the root-meansquare of all jitter sources, which include the clock input, the analog input signal, and the ADC aperture jitter specification. IF undersampling applications are particularly sensitive to jitter, as shown in Figure 34 . 
Figure 34. SNR vs. Input Frequency and Jitter
In cases where aperture jitter may affect the dynamic range of the AD6672, treat the clock input as an analog signal. In addition, use separate power supplies for the clock drivers and the ADC output driver to avoid modulating the clock signal with digital noise. Low jitter, crystal controlled oscillators provide the best clock sources. If the clock is generated from another type of source (by gating, dividing, or another method), it should be retimed by the original clock during the last step.
Refer 
POWER DISSIPATION AND STANDBY MODE
As shown in Figure 35 , the power dissipated by the AD6672 is proportional to its sample rate. The data in Figure 35 was taken using the same operating conditions as those used for the Typical Performance Characteristics section. By setting the internal power-down mode bits (Bits[1:0]) in the power modes register (Address 0x08) to 01, the AD6672 is placed in power-down mode. In this state, the ADC typically dissipates 2.5 mW. During power-down, the output drivers are placed in a high impedance state.
Low power dissipation in power-down mode is achieved by shutting down the reference, reference buffer, biasing networks, and clock. Internal capacitors are discharged when entering power-down mode and then must be recharged when returning to normal operation. As a result, the wake-up time is related to the time spent in power-down mode, and shorter power-down cycles result in proportionally shorter wake-up times.
When using the SPI port interface, the user can place the ADC in power-down mode or standby mode. Standby mode allows the user to keep the internal reference circuitry powered when faster wake-up times are required. To put the part into standby mode, set the internal power-down mode bits (Bits 
DIGITAL OUTPUTS
The AD6672 output drivers can be configured for either ANSI LVDS or reduced swing LVDS using a 1.8 V DRVDD supply.
As detailed in the AN-877 Application Note, Interfacing to High Speed ADCs via SPI, the data format can be selected for offset binary, twos complement, or gray code when using the SPI control.
Digital Output Enable Function (OEB)
The AD6672 has a flexible three-state ability for the digital output pins. The three-state mode is enabled using the SPI interface. The data outputs can be three-stated by using the output enable bar bit (Bit 4) in Register 0x14. This OEB function is not intended for rapid access to the data bus.
Timing
The AD6672 provides latched data with a pipeline delay of 10 input sample clock cycles when NSR is disabled and provides 13 input sample clock cycles when NSR is enabled. Data outputs are available one propagation delay (tPD) after the rising edge of the clock signal.
Minimize the length of the output data lines as well as the loads placed on these lines to reduce transients within the AD6672. These transients may degrade converter dynamic performance.
The lowest typical conversion rate of the AD6672 is 40 MSPS. At clock rates below 40 MSPS, dynamic performance may degrade.
Data Clock Output (DCO)
The AD6672 also provides the data clock output (DCO) intended for capturing the data in an external register. Figure 2 shows a timing diagram of the AD6672 output modes.
ADC OVERRANGE (OR)
The ADC overrange indicator is asserted when an overrange is detected on the input of the ADC. The overrange condition is determined at the output of the ADC pipeline and, therefore, is subject to a latency of 10 ADC clock cycles. An overrange at the input is indicated by this bit 10 clock cycles after it occurs. 
NOISE SHAPING REQUANTIZER
The AD6672 features a noise shaping requantizer (NSR) to allow more than an 11-bit SNR to be maintained in a subset of the Nyquist band. The harmonic performance of the receiver is unaffected by the NSR feature. When enabled, the NSR contributes an additional 0.6 dB of loss to the input signal, such that a 0 dBFS input is reduced to −0.6 dBFS at the output pins.
Two bandwidth (BW) modes are provided; the mode can be selected from the SPI port. In each mode, the center frequency of the band can be tuned such that IFs can be placed anywhere in the Nyquist band.
22% BW NSR MODE (55 MHz BW AT 250 MSPS)
The first bandwidth mode offers excellent noise performance over 22% of the ADC sample rate (44% of the Nyquist band) and can be centered by setting the NSR mode bits (Bits[3:1]) in the NSR control register (Address 0x3C) to 000. In this mode, the useful frequency range can be set using the 6-bit tuning word (Bits[5:0] ) in the NSR tuning register (Address 0x3E).
There are 57 possible tuning words (TW); each step is 0.5% of the ADC sample rate. The following equations describe the left band edge (f0), the channel center (fCENTER), and the right band edge (f1), respectively: Figure 36 to Figure 38 show the typical spectrum that can be expected from the AD6672 in the 22% bandwidth mode for three tuning words. 
33% BW NSR MODE (>82 MHZ BW AT 250 MSPS)
The 33% bandwidth NSR mode offers excellent noise performance over 33% of the ADC sample rate (66% of the Nyquist band). The fundamental can be tuned using a low-pass, band-pass, or high-pass filter by setting the NSR tuning word bits (Bits[5:0]) in Register 0x3E. Figure 39 to Figure 41 show the typical spectrum that can be expected from the AD6672 with the 33% bandwidth NSR mode enabled for three filter settings. 
SERIAL PORT INTERFACE (SPI)
The AD6672 serial port interface (SPI) allows the user to configure the converter for specific functions or operations through a structured register space provided inside the ADC. The SPI offers added flexibility and customization, depending on the application. Addresses are accessed via the serial port and can be written to or read from via the port. Memory is organized into bytes that can be further divided into fields. These fields are documented in the Memory Map section. For detailed operational information, see the AN-877 Application Note, Interfacing to High Speed ADCs via SPI.
CONFIGURATION USING THE SPI
Three pins define the SPI of this ADC: the SCLK pin, the SDIO pin, and the CSB pin (see Table 11 ). The SCLK (serial clock) pin is used to synchronize the read and write data presented from and to the ADC. The SDIO (serial data input/output) pin is a dual-purpose pin that allows data to be sent and read from the internal ADC memory map registers. The CSB (chip select bar) pin is an active low control that enables or disables the read and write cycles.
Table 11. Serial Port Interface Pins
Pin
Function SCLK Serial clock. The serial shift clock input, which is used to synchronize serial interface reads and writes. SDIO Serial data input/output. A dual-purpose pin that typically serves as an input or an output, depending on the instruction being sent and the relative position in the timing frame. CSB Chip select bar. An active low control that gates the read and write cycles.
The falling edge of CSB, in conjunction with the rising edge of SCLK, determines the start of the framing. An example of the serial timing and its definitions can be found in Figure 42 and Table 5 .
Other modes involving the CSB are available. The CSB can be held low indefinitely, which permanently enables the device; this is called streaming. The CSB can stall high between bytes to allow for additional external timing. When CSB is tied high, SPI functions are placed in a high impedance mode. This mode turns on any SPI pin secondary functions.
During an instruction phase, a 16-bit instruction is transmitted. Data follows the instruction phase, and its length is determined by the W0 and W1 bits.
All data is composed of 8-bit words. The first bit of each individual byte of serial data indicates whether a read or write command is issued. This allows the serial data input/output (SDIO) pin to change direction from an input to an output.
In addition to word length, the instruction phase determines whether the serial frame is a read or write operation, allowing the serial port to be used both to program the chip and to read the contents of the on-chip memory. If the instruction is a readback operation, performing a readback causes the serial data input/output (SDIO) pin to change direction from an input to an output at the appropriate point in the serial frame.
Data can be sent in MSB first mode or in LSB first mode. MSB first mode is the default on power-up and can be changed via the SPI port configuration register. For more information about this and other features, see the AN-877 Application Note, Interfacing to High Speed ADCs via SPI.
HARDWARE INTERFACE
The pins described in Table 11 comprise the physical interface between the user programming device and the serial port of the AD6672. The SCLK pin and the CSB pin function as inputs when using the SPI interface. The SDIO pin is bidirectional, functioning as an input during write phases and as an output during readback.
The SPI interface is flexible enough to be controlled by either FPGAs or microcontrollers. One method for SPI configuration is described in detail in the AN-812 Application Note, Microcontroller-Based Serial Port Interface (SPI) Boot Circuit.
The SPI port should not be active during periods when the full dynamic performance of the converter is required. Because the SCLK signal, the CSB signal, and the SDIO signal are typically asynchronous to the ADC clock, noise from these signals can degrade converter performance. If the on-board SPI bus is used for other devices, it may be necessary to provide buffers between this bus and the AD6672 to prevent these signals from transitioning at the converter inputs during critical sampling periods.
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SPI ACCESSIBLE FEATURES
Open Locations
All address and bit locations that are not included in Table 13 are not currently supported for this device. 
Default Values
After the AD6672 is reset, critical registers are loaded with default values. The default values for the registers are given in the memory map register table (Table 13) .
Logic Levels
An explanation of logic level terminology follows:
• "Bit is set" is synonymous with "bit is set to Logic 1" or "writing Logic 1 for the bit. " • "Clear a bit" is synonymous with "bit is set to Logic 0" or "writing Logic 0 for the bit. "
Transfer Register Map
Address 0x08 to Address 0x20, as well as Address 0x3C and Address 0x3E, are shadowed. Writes to these addresses do not affect part operation until a transfer command is issued by writing 0x01 to Address 0xFF, setting the transfer bit. This allows these registers to be updated internally and simultaneously when the transfer bit is set. The internal update takes place when the transfer bit is set, and then the bit autoclears.
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MEMORY MAP REGISTER TABLE
Bit 0-NSR Enable
The NSR is enabled when Bit 0 is high and disabled when Bit 0 is low. 
NSR Tuning Word (Register 0x3E)
APPLICATIONS INFORMATION
DESIGN GUIDELINES
Before starting system level design and layout of the AD6672, it is recommended that the designer become familiar with these guidelines, which discuss the special circuit connections and layout requirements for certain pins.
Power and Ground Recommendations
When connecting power to the AD6672, it is recommended that two separate 1.8 V supplies be used: use one supply for analog (AVDD) and a separate supply for the digital outputs (DRVDD). The designer can employ several different decoupling capacitors to cover both high and low frequencies. Locate these capacitors close to the point of entry at the PC board level and close to the pins of the part with minimal trace length.
A single PCB ground plane should be sufficient when using the AD6672. With proper decoupling and smart partitioning of the PCB analog, digital, and clock sections, optimum performance can be easily achieved.
Exposed Paddle Thermal Heat Slug Recommendations
It is mandatory that the exposed paddle on the underside of the ADC be connected to analog ground (AGND) to achieve the best electrical and thermal performance. A continuous, exposed (no solder mask) copper plane on the PCB should mate to the AD6672 exposed paddle, Pin 0.
The copper plane should have several vias to achieve the lowest possible resistive thermal path for heat dissipation to flow through the bottom of the PCB. These vias should be filled or plugged with nonconductive epoxy.
To maximize the coverage and adhesion between the ADC and the PCB, overlay a silkscreen to partition the continuous plane on the PCB into several uniform sections. This provides several tie points between the ADC and the PCB during the reflow process. Using one continuous plane with no partitions guarantees only one tie point between the ADC and the PCB. 
VCM
Decouple the VCM pin to ground with a 0.1 μF capacitor, as shown in Figure 26 .
SPI Port
The SPI port should not be active during periods when the full dynamic performance of the converter is required. Because the SCLK, CSB, and SDIO signals are typically asynchronous to the ADC clock, noise from these signals can degrade converter performance. If the on-board SPI bus is used for other devices, it may be necessary to provide buffers between this bus and the AD6672 to keep these signals from transitioning at the converter input pins during critical sampling periods. 
